

[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [Alt](#)

Welcome United States Patent and Trademark Office

☐ Search Session History[BROWSE](#)[SEARCH](#)[IEEE XPLORE GUIDE](#)

Edit an existing query or compose a new query in the Search Query Display.

Tue, 25 Apr 2006, 2:11:30 PM EST

Search Query Display

Select a search number (#) to:

- Add a query to the Search Query Display
- Combine search queries using AND, OR, or NOT
- Delete a search
- Run a search

Recent Search Queries

- #1 (renovell m.<in>au)
- #2 (renovell m.<in>au) <and> fpga
- #3 (renovell m.<in>au) <and> fpga

Indexed by
 Inspec

[Help](#) [Contact Us](#) [Privac](#)

© Copyright 2006 IE

[Sign in](#)[Web](#) [Images](#) [Groups](#) [News](#) [Froogle](#) [Maps](#) [more »](#)

configure configuring FPGA BIST SRAM PLD

[Search](#)[Advanced Search](#)
[Preferences](#)**Web** Results 1 - 10 of about 256 for configure configuring FPGA BIST SRAM PLD "redundant". (0.61 secor**[PDF] SRAM-Based FPGAs: A Structural Test Approach**

File Format: PDF/Adobe Acrobat

SRAM-based FPGA re-configuration, the main objective ... and S4 **redundant** and so, untestable. While a test. **configuration** that does not connect the pins ...
doi.ieeecomputersociety.org/10.1109/SBCCI.1998.715412 - [Similar pages](#)

[PDF] Different Experiments in Test Generation for XILINX FPGAs

File Format: PDF/Adobe Acrobat

widely used is the static-RAM based **FPGA** architecture. In. such a programmable circuit, ... **redundant** and so, untestable. While a test **configuration** ...
doi.ieeecomputersociety.org/10.1109/TEST.2000.894292 - [Similar pages](#)
[[More results from doi.ieeecomputersociety.org](#)]

EEDesign.com - SOC's and Embedded Reprogrammable Logic

... enabling of test modes, and enabling of **BIST**. ... stages test the following: EPGA **configuration** memory, EPGA ... Actual **FPGA** power consumption has always been very ...

www.eedesign.com/isd/features/OEG20010329S0038 - 68k - Supplemental Result -
[Cached](#) - [Similar pages](#)

[PDF] AN 311: ASIC to FPGA Design Methodology & Guidelines

File Format: PDF/Adobe Acrobat

a serial data stream to the **FPGA** device and **configure** it. Alternatively, you can also store the **configuration** data in on-board. memory and use another **PLD** ...
www.altera.com/literature/an/an311.pdf - [Similar pages](#)

BABEL: A Glossary of Computer Related Abbreviations and AcronymsCFG **Configuration** (file name extension) CFM Code Fragment Manager [Macintosh] ...

RAM Real Audio Metafile (file name extension) RAMDAC Random Access Memory ...

www.geocities.com/ikind_babel/babel/babel.html - 228k - [Cached](#) - [Similar pages](#)**FPGA FAQ comp.arch.fpga archives - messages from 65150**

... To me, it looks like the CPLD lost its **configuration**. ... reduce the data requirements for these **configurations**, but it ... sometime during lifetime of the **fpga** due to ...

www.fpga-faq.com/archives/65150.html - 68k - Supplemental Result -[Cached](#) - [Similar pages](#)**FPGA FAQ comp.arch.fpga archives - messages from 4825**

... ASIC can be tested to a degree assuming a sufficient **BIST**, it is ... lot of simpler blocks with a very deterministic prop delay setup, while **FPGA's** have more ...

www.fpga-faq.com/archives/04825.html - 69k - Supplemental Result -[Cached](#) - [Similar pages](#)**DesignCon 2006**

... **Configuration** Management: It's Not Just for Software Anymore ... The conference highlights advancements in **PLD** design and applications, including those ...

www.designcon.com/2006/conference/1999/ - 22k - [Cached](#) - [Similar pages](#)**[PDF] Stratix GX FPGA Family Data Sheet**

File Format: PDF/Adobe Acrobat

Preliminary. Stratix GX **FPGA** Data Sheet. Figure 27. **BIST** PRBS Data Path ... You can **configure** any of the Stratix GX source synchronous differential ...

www.informatik.uni-kiel.de/inf/ Schimmler/lesezeichen/Altera-Stratix-GX.pdf - [Similar pages](#)

[PDF] A Specific Test Methodology for Symmetric SRAM-Based FPGAs

File Format: PDF/Adobe Acrobat

S4 **redundant** and so, untestable. While a test **configuration** that does not ... [19] M.

Abramovici, C. Stroud, «ILA **BIST** for **FPGAs**: A Free Lunch with Gourmet ...

www.springerlink.com/index/C89FT483NEL8LN2T.pdf - [Similar pages](#)

Goooooooooooooogle ►

Result Page: 1 2 3 4 5 6 7 8 9 10 [Next](#)


New! Crack the Code: [Play the Da Vinci Code Quest on Google.](#)

[Search within results](#) | [Language Tools](#) | [Search Tips](#) | [Dissatisfied? Help us improve](#)

[Google Home](#) - [Advertising Programs](#) - [Business Solutions](#) - [About Google](#)

©2006 Google

[Sign in](#)


[Web](#) [Images](#) [Groups](#) [News](#) [Froogle](#) [Maps](#) [more »](#)

[Advanced Search](#)
[Preferences](#)

WebResults 1 - 10 of about 18 for **Virtex-II Xilinx BIST self-repair**. (0.37 seconds)**[PDF] Reconfigurable and Evolvable Hardware Fabric**File Format: PDF/Adobe Acrobat - [View as HTML](#)configuration as in **Xilinx Virtex II** is far more flexible than ... to to achieve fault tolerance and even **self repair**, which is ...klabs.org/mapld05/papers/254_papachristou_paper.pdf - [Similar pages](#)**[PDF] Built-In Self Test for Regular Structure Embedded Cores In System ...**File Format: PDF/Adobe Acrobat - [View as HTML](#)4 Implementation of **BIST** on **Xilinx** FPGAs. 66. 4.1 Motivation

.

www.eng.auburn.edu/users/ strouce/class/bist/garimellathesis.pdf - Supplemental Result -

[Similar pages](#)**[PDF] Built-In Self Test for Regular Structure Embedded Cores in System ...**File Format: PDF/Adobe Acrobat - [View as HTML](#)**Virtex II** pro SoCs from **Xilinx**. A summary of the thesis, observations made during. **BIST** development, and suggestions for future research are discussed in ...www.eng.auburn.edu/~strouce/ class/bist/garimellathesis.pdf - [Similar pages](#)**[PDF] Application-Dependent Diagnosis of FPGAs**

File Format: PDF/Adobe Acrobat

and diagnosis play a major role in online **self-repair**. schemes for fault tolerant applications ... **Xilinx Virtex II** FPGAs [**Xilinx 03**]. Note that these ...doi.ieeecomputersociety.org/10.1109/ITC.2004.34 - [Similar pages](#)**[PDF] Autonomous FPGA Fault Handling through Competitive Runtime ...**

File Format: PDF/Adobe Acrobat

[**Xilinx04**] **Xilinx** Inc., "**Xilinx** Launches New Era Of Digital. Design In Aerospace And Defense With Introduction of QPRO. **Virtex-II**. Family," ...doi.ieeecomputersociety.org/10.1109/EH.2005.11 - [Similar pages](#)**[PDF] GSRC Quarterly Report 3Q05**File Format: PDF/Adobe Acrobat - [View as HTML](#)shot of a Linux system running on the **Xilinx Virtex II** Pro FPGA. ... A demonstration of the RF transceiver **BIST** technique developed at G.Tech with GSRC ...www.gigascale.org/pubs/reports/ quarterly/GSRC_05_Q3_small.pdf - [Similar pages](#)**[PDF] GSRC Quarterly Report: 2Q03 August 15, 2003**File Format: PDF/Adobe Acrobat - [View as HTML](#)... MCAS system for **Xilinx's** high-. performance, high-density **VirtexII** FPGAs. ... signal **BIST** architecture based on a second-order delta-sigma modulator. ...www.gigascale.org/pubs/reports/ quarterly/GSRC_03_Q2_small.pdf - [Similar pages](#)[[More results from www.gigascale.org](#)]**[PDF] DEPENDABLE ADAPTIVE COMPUTING SYSTEMS STANFORD CRC ROAR PROJECT ...**File Format: PDF/Adobe Acrobat - [View as HTML](#)The test pattern generator for PE-**BIST** can be implemented in the ... description and implementation data on **Xilinx Virtex-II** FPGA is presented in [Saxena ...

www-crc.stanford.edu/crc_papers/Roar.final.report.pdf - [Similar pages](#)

[PDF] [Reliability of FPGAs in a Radiation Environment - State of the Art -](#)

File Format: PDF/Adobe Acrobat - [View as HTML](#)

recovery mechanisms and **self-repair** capabilities for bypassing one or several faults ...

Radiation testing: Application with **Virtex-II XC2V3000 (Xilinx)** ...

www.lirmm.fr/~heron/fichiers/heron_report2.pdf - [Similar pages](#)

[PDF] [Autonomous FPGA Fault Handling through Competitive Runtime ...](#)

File Format: PDF/Adobe Acrobat - [View as HTML](#)

An autonomous **self-repair** approach for SRAM-based FPGAs is developed based on Competitive Runtime ... regenerated a Quadrature Decoder circuit on a **Xilinx** ...

cal.ucf.edu/conf/c_demara_zhang_eh_05.pdf - [Similar pages](#)

Google ►

Result Page: 1 2 [Next](#)

New! Crack the Code: [Play the Da Vinci Code Quest on Google](#).

[Search within results](#) | [Language Tools](#) | [Search Tips](#) | [Dissatisfied? Help us improve](#)

[Google Home](#) - [Advertising Programs](#) - [Business Solutions](#) - [About Google](#)

©2006 Google